G01R 31/318364

Generation of test inputs, e.g. test vectors, patterns or sequences {as a result of hardware simulation, e.g. in an HDL environment }