Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means {for main memory peripheral accesses (e.g. I/O or DMA)}
Currently, there are no issues on this topic. Create one.