Handling requests for interconnection or transfer for access to memory bus {based on arbitration with request queuing}