Half or full adders, i.e. basic adder cells for one denomination {forming at least one of the output signals directly from the minterms of the input signals, i.e. with a minimum number of gate levels}
Currently, there are no issues on this topic. Create one.