G06F 7/5057

Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination {using table look-up}; using programmable logic arrays

Overview Structured Data Issues Contributors Activity

data.epo.org/linked-data/def/cpc/G06F7-5057

Is a

‌

Patent classification

Other attributes

Classification Type

‌

Cooperative Patent Classification

Parent Classification

‌

G06F 7/505

No article content yet.

Timeline

No Timeline data yet.

Further Resources

Title

Author

Link

Type

Date

No Further Resources data yet.

References

Find more entities like G06F 7/5057

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.

Open Query Tool

Access by API