Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down {in which the volatile element is a SRAM cell and the nonvolatile element is an EEPROM element, e.g. a floating gate or MNOS transistor}