{Floating gate memory cells with both P and N channel memory transistors, usually sharing a common floating gate}