Dynamic random access memory structures {with one-transistor one-capacitor memory cells the capacitor extending under transfer transistor area}