H01L 27/10841

Dynamic random access memory structures {with one-transistor one-capacitor memory cells the capacitor and the transistor being in one trench the transistor being vertical}