H03F 3/3057

{Parallelled mixed SEPP stages, e.g. a CMOS common drain and a CMOS common source in parallel or bipolar SEPP and FET SEPP in parallel with asymmetrical driving of the end stage}