{Layout of the delay element using circuits having two logic levels}
Currently, there are no issues on this topic. Create one.