Log in
Sign up
Golden has been acquired by ComplyAdvantage.Read about it here ⟶
‌

Jack A. Lane

OverviewStructured DataIssuesContributorsActivity

All edits

Edits on 14 Dec, 2021
"Remove inverse infobox"
Golden AI profile picture
Golden AI
edited on 14 Dec, 2021
Edits made to:
Infobox (-292 properties)
Infobox
Patent primary examiner of
‌
US Patent 7089352 CAM modified to be used for statistic calculation in network switches and routers
‌
US Patent 7089385 Tracking in-progress writes through use of multi-column bitmaps
‌
US Patent 7100008 Long term data protection system and method
‌
US Patent 7103729 Method and apparatus of memory management
‌
US Patent 7103738 Semiconductor integrated circuit having improving program recovery capabilities
‌
US Patent 7111050 Private memory access in multi-node system
‌
US Patent 7117333 Apparatus, system, and method to estimate memory for recovering data
‌
US Patent 7120755 Transfer of cache lines on-chip between processing cores in a multi-core system
‌
US Patent 7124168 Per CoS memory partitioning
‌
US Patent 7127498 Software application domain and storage domain constraining process and method
‌
US Patent 7130969 Hierarchical directories for cache coherency in a multiprocessor system
‌
US Patent 7143237 Memory card authentication system, memory card host device, memory card, storage area switching method, and storage area switching program
‌
US Patent 7143265 Computer program product memory access system
‌
US Patent 7146484 Method and apparatus for caching storage system
‌
US Patent 7149134 Memory device with column select being variably delayed
‌
US Patent 7159069 Simultaneous external read operation during internal programming in a flash memory device
‌
US Patent 7162569 Pipelined parallel programming operation in a non-volatile memory system
‌
US Patent 7162581 Deferred tuple space programming of expansion modules
‌
US Patent 7165156 Read-write snapshots
‌
US Patent 7165193 Efficient memory allocation scheme for data collection
‌
US Patent 7167953 System and method for adaptively managing pages in a memory
‌
US Patent 7171527 Method and apparatus for keeping track of memory usage for tasks in a shared heap
‌
US Patent 7171537 Non-blocking growable arrays
‌
US Patent 7174427 Device and method for handling MPLS labels
‌
US Patent 7177995 Long term data protection system and method
‌
US Patent 7181583 Method and program for creating a snapshot, and storage system
‌
US Patent 7191302 Memory control device for controlling transmission of data signals
‌
US Patent 7191304 Efficient and reliable virtual volume mapping
‌
US Patent 7194578 Onboard indicator
‌
US Patent 7197618 Method and device for distributing objects in a heterogeneous group of data storage devices
‌
US Patent 7213113 System and method for preparation of workload data for replaying in a data storage environment
‌
US Patent 7216214 System and method for re-ordering memory references for access to memory
‌
US Patent 7219190 Automatic media readying system and method
‌
US Patent 7228399 Control method for storage device controller system, and storage device controller system
‌
US Patent 7231489 System and method for coordinating cluster state information
‌
US Patent 7231497 Merging write-back and write-through cache policies
‌
US Patent 7231505 Aligning IP payloads on memory boundaries for improved performance at a switch
‌
US Patent 7234031 Portable storage apparatus and method for freely changing data bus width
‌
US Patent 7239563 Semiconductor device for outputting data read from a read only storage device
‌
US Patent 7240143 Data access and address translation for retrieval of data amongst multiple interconnected access nodes
‌
US Patent 7240175 Scheduling data frames for processing: apparatus, system and method
‌
US Patent 7240176 Apparatus and methods for placing a managed heap
‌
US Patent 7246210 Archival cartridge management system with auto-refresh
‌
US Patent 7246214 Remote copy for a storage controller with reduced data size
‌
US Patent 7246216 Dynamic partitioning of storage media for mixed applications
‌
US Patent 7249238 Memory tracking with preservation of alignment semantics
‌
US Patent 7254671 File system layout and method of access for streaming media applications
‌
US Patent 7254679 Computer system for data processing and method for the transfer of an array segment of an affine-indexed multi-dimensional array referenced in a loop nest from a first memory to a second memory
‌
US Patent 7254686 Switching between mirrored and non-mirrored volumes
‌
US Patent 7257689 System and method for loosely coupled temporal storage management
‌
US Patent 7257690 Log-structured temporal shadow store
‌
US Patent 7263588 Data storage system using geographically-distributed storage devices/facilities
‌
US Patent 7266655 Synthesized backup set catalog
‌
US Patent 7269697 Apparatus and methodology for an input port scheduler
‌
US Patent 7281094 Balanced bitcell for a multi-port register file
‌
US Patent 7284085 Managing configuration data in a flash configuration space in flash memory within a host interface port
‌
US Patent 7302514 Device, system, and method of virtual machine memory mapping
‌
US Patent 7313653 Method and apparatus for optimizing data streaming in a computer system utilizing random access memory in a system logic device
‌
US Patent 7318114 System and method for dynamic memory interleaving and de-interleaving
‌
US Patent 7330927 Apparatus and methodology for a pointer manager
‌
US Patent 7366840 Method for processing data, a data processing system and a portable terminal with data processing capability
‌
US Patent 7389397 Method of storing control information in a large-page flash memory device
‌
US Patent 7395402 Method and system of data storage capacity allocation and management using one or more data storage drives
‌
US Patent 7398351 Method and system for controlling access to data of a tape data storage medium using encryption/decryption of metadata
‌
US Patent 7401182 Method for personalizing the working of a portable communication device, and associated portable communication device
‌
US Patent 7404031 Memory card, nonvolatile semiconductor memory, and method of controlling semiconductor memory
‌
US Patent 7404036 Rebalancing of striped disk data
‌
US Patent 7404058 Method and apparatus for avoiding collisions during packet enqueue and dequeue
‌
US Patent 7406566 Ring interconnect with multiple coherence networks
‌
US Patent 7409495 Method and apparatus for providing a temporal storage appliance with block virtualization in storage networks
‌
US Patent 7409515 Method for exchanging data between volumes of storage system
‌
US Patent 7412568 Method for thread caching
‌
US Patent 7418544 Method and system for log structured relational database objects
‌
US Patent 7421534 Data protection for non-volatile semiconductor memory using block protection flags
‌
US Patent 7424573 Information processing apparatus, method, and program for formatting multiple recording media integrated as one
‌
US Patent 7424587 Methods for managing data writes and reads to a hybrid solid-state disk drive
‌
US Patent 7424591 Splash tables: an efficient hash scheme for processors
‌
US Patent 7426606 Method, apparatus and system for reverting FAT cluster number to file ID and offset of non-FAT flash file system
‌
US Patent 7428617 Cache memory and method to maintain cache-coherence between cache memory units
‌
US Patent 7428624 Host computer system and storage system having a bandwidth management function for storage volumes
‌
US Patent 7434002 Utilizing cache information to manage memory access and cache utilization
‌
US Patent 7434006 Non-speculative distributed conflict resolution for a cache coherency protocol
‌
US Patent 7434010 Combined pessimistic and optimisitic concurrency control
‌
US Patent 7437501 Combining the address-mapping and page-referencing steps in a memory controller
‌
US Patent 7441071 Memory systems for phased garbage collection using phased garbage collection block or scratch pad block as a buffer
‌
US Patent 7441092 Multi-client cluster-based backup and restore
‌
US Patent 7444461 Methods for phased garbage collection
‌
US Patent 7444462 Methods for phased garbage collection using phased garbage collection block or scratch pad block as a buffer
‌
US Patent 7444463 System for phased garbage collection with state indicators
‌
US Patent 7447857 Multi-client cluster-based backup and restore
‌
US Patent 7451265 Non-volatile memory storage systems for phased garbage collection
‌
US Patent 7451273 System, method and storage medium for providing data caching and data compression in a memory subsystem
‌
US Patent 7454568 Memory card authentication system, capacity switching-type memory card host device, capacity switching-type memory card, storage capacity setting method, and storage capacity setting program
‌
US Patent 7457924 Hierarchical directories for cache coherency in a multiprocessor system
‌
US Patent 7461199 Pipelined parallel programming operation in a non-volatile memory system
‌
US Patent 7461209 Transient cache storage with discard function for disposable data
‌
US Patent 7461229 Software program for managing and protecting data written to a hybrid solid-state disk drive
‌
US Patent 7461232 Translation look-aside buffer supporting mutually untrusted operating systems
‌
US Patent 7464216 Method for phased garbage collection with state indicators
‌
US Patent 7464239 System and method for remote mirror data backup over a network
‌
US Patent 7464240 Hybrid solid state disk drive with controller
‌
US Patent 7464248 Microprocessor systems and bus address translation methods
‌
US Patent 7467263 Storage system, management apparatus & method for determining a performance problem using past & current performance values of the resources
‌
US Patent 7475214 Method and system to optimize java virtual machine performance
‌
US Patent 7475216 Memory tracking with preservation of alignment semantics
‌
US Patent 7478213 Off-chip micro control and interface in a multichip integrated memory system
‌
US Patent 7480759 System, method and storage medium for providing data caching and data compression in a memory subsystem
‌
US Patent 7484039 Method and apparatus for implementing a grid storage system
‌
US Patent 7487311 System and method for asynchronous backup of virtual disks in a distributed storage array
‌
US Patent 7487322 Article of manufacture and system for storage pool space allocation across multiple locations
‌
US Patent 7487328 Storage apparatus having virtual-to-actual device addressing scheme
‌
US Patent 7489571 Semiconductor device for switching a defective memory cell bit of data to replacement data on the output data line
‌
US Patent 7490217 Design structure for selecting memory busses according to physical memory organization information stored in virtual address translation tables
‌
US Patent 7496714 Method and system for adaptive back-off and advance for non-volatile storage (NVS) occupancy level management
‌
US Patent 7502893 System and method for reporting cache coherency state retained within a cache hierarchy of a processing node
‌
US Patent 7502906 Non-blocking growable arrays
‌
US Patent 7505356 Multi-column addressing mode memory system including an integrated circuit memory device
‌
US Patent 7509475 Virtual machine control method and virtual machine system having host page table address register
‌
US Patent 7512761 Programmable processor and methods thereof having memory access locking
‌
US Patent 7516267 Recovering from a non-volatile memory failure
‌
US Patent 7539811 Scaleable memory systems using third dimension memory
‌
US Patent 7539842 Computer memory system for selecting memory buses according to physical memory organization information stored in virtual address translation tables
‌
US Patent 7543106 Apparatus and method for controlling refresh of semiconductor memory device according to positional information of memory chips
‌
US Patent 7543129 Storage system and storage area allocation method configuring pool areas each including logical volumes having identical allocation unit size
‌
US Patent 7545702 Memory pipelining in an integrated circuit memory device using shared word lines
‌
US Patent 7546415 Apparatus, system, and method for integrating multiple raid storage instances within a blade center
‌
US Patent 7546430 Method of address space layout randomization for windows operating systems
‌
US Patent 7546431 Distributed open writable snapshot copy facility using file migration policies
‌
US Patent 7546432 Pass-through write policies of files in distributed storage management
‌
US Patent 7549018 Configurable blade enclosure
‌
US Patent 7552288 Selectively inclusive cache architecture
‌
US Patent 7555609 Systems and method for improved data retrieval from memory on behalf of bus masters
‌
US Patent 7555628 Synchronizing a translation lookaside buffer to an extended paging table
‌
US Patent 7558913 Atomic commit of cache transfer with staging area
‌
US Patent 7562200 Method, system, apparatus, and computer-readable medium for locking and synchronizing input/output operations in a data storage system
‌
US Patent 7565488 Apparatus, system, and method for integrated blade raid controller and storage
‌
US Patent 7581064 Utilizing cache information to manage memory access and cache utilization
‌
US Patent 7581073 Systems and methods for providing distributed autonomous power management in a memory system
‌
US Patent 7581074 Facilitating use of storage access keys to access storage
‌
US Patent 7584325 Apparatus, system, and method for providing a RAID storage system in a processor blade enclosure
‌
US Patent 7584326 Method and system for maximum residency replacement of cache memory
‌
US Patent 7584336 Systems and methods for providing data modification operations in memory subsystems
‌
US Patent 7587553 Storage controller, and logical volume formation method for the storage controller
‌
US Patent 7587559 Systems and methods for memory module power management
‌
US Patent 7587571 Evaluation unit in an integrated circuit
‌
US Patent 7594094 Move data facility with optional specifications
‌
US Patent 7596674 Data managed storage system for regulatory compliance
‌
US Patent 7600079 Performing a memory write of a data unit without changing ownership of the data unit
‌
US Patent 7600081 Processor architecture having multi-ported memory
‌
US Patent 7600088 Techniques for providing storage array services to a cluster of nodes using portal devices
‌
US Patent 7600093 Device, method and computer program product for multi-level address translation
‌
US Patent 7603510 Semiconductor device and storage cell having multiple latch circuits
‌
US Patent 7603526 Systems and methods for providing dynamic memory pre-fetch
‌
US Patent 7606976 Dynamically scalable cache architecture
‌
US Patent 7606988 Systems and methods for providing a dynamic memory bank page policy
‌
US Patent 7606990 Snapshot system
‌
US Patent 7610456 Automatically detecting types of external data flash devices
‌
US Patent 7613898 Virtualizing an IOMMU
‌
US Patent 7620774 System and method for managing storage networks and providing virtualization of resources in such a network using one or more control path controllers with an embedded ASIC on each controller
‌
US Patent 7620775 System and method for managing storage networks and providing virtualization of resources in such a network using one or more ASICs
‌
US Patent 7620783 Method and apparatus for obtaining memory status information cross-reference to related applications
‌
US Patent RE41011 Apparatus and method for controlling booting operation of computer system
‌
US Patent 7624231 Map based striping of data in a distributed volatile memory environment
‌
US Patent 7624244 System for providing a slow command decode over an untrained high-speed interface
‌
US Patent 7627710 Converting an object identifier to a block I/O address to identify a storage location on a server
‌
US Patent 7627734 Virtual on-chip memory
‌
US Patent 7634636 Device, system and method of reduced-power memory address generation
‌
US Patent 7636829 System and method for allocating and deallocating memory within transactional code
‌
US Patent 7636832 I/O translation lookaside buffer performance
‌
US Patent 7636833 Method for selecting memory busses according to physical memory organization information associated with virtual address translation tables
‌
US Patent 7640405 Method and apparatus for freeing memory
‌
US Patent 7653782 Method for host bus adapter-based storage partitioning and mapping across shared physical drives
‌
US Patent 7653803 Address translation for input/output (I/O) devices and interrupt remapping for I/O devices in an I/O memory management unit (IOMMU)
‌
US Patent 7656739 Balanced bitcell design for a multi-port register file
‌
US Patent 7657700 Recording device, recording-medium-management method, program of recording-medium-management method, and recording medium recording program of recording-medium-management method
‌
US Patent 7660948 Arranging and destaging data to holographic storage
‌
US Patent 7664926 Storage apparatus and storage area allocation method
‌
US Patent 7669003 Reprogrammable non-volatile memory systems with indexing of directly stored data files
‌
US Patent 7669024 Storage system with multiple copy targeting
‌
US Patent 7673102 Method and system for maximum residency replacement of cache memory
‌
US Patent 7673116 Input/output memory management unit that implements memory attributes based on translation data
‌
US Patent 7676638 Combined pessimistic and optimistic concurrency control
‌
US Patent 7676641 Storage system with multiple copy targeting and disk failure protection
‌
US Patent 7680978 Reducing content addressable memory (CAM) power consumption counters
‌
US Patent 7685358 System and method for coordinating cluster state information
‌
US Patent 7685388 Method and system for single pass volume scanning for multiple destination mirroring
‌
US Patent 7689769 Arranging and destaging data to holographic storage
‌
US Patent 7694105 Data storage systems that implement sector sets
‌
US Patent 7702857 Adjusting parameters used to prefetch data from storage into cache
‌
US Patent 7702871 Write pacing
‌
US Patent 7702872 Java smart card chip having memory area reserved for global variables
‌
US Patent 7707384 System and method for re-ordering memory references for access to memory
‌
US Patent 7711917 Semiconductor device and IC card
‌
US Patent 7721046 Memory card authentication system, capacity switching-type memory card host device, capacity switching-type memory card, storage capacity setting method, and storage capacity setting program
‌
US Patent 7725659 Alignment of cache fetch return data relative to a thread
‌
US Patent 7725663 Memory protection system and method
‌
US Patent 7730260 Delete recycling of holographic data storage
‌
US Patent 7730267 Selecting storage clusters to use to access storage
‌
US Patent 7739449 Memory card authentication system, capacity switching-type memory card host device, capacity switching-type memory card, storage capacity setting method, and storage capacity setting program
‌
US Patent 7743215 Cache-memory control apparatus, cache-memory control method and computer product
‌
US Patent 7743229 Image reading apparatus, host apparatus and image reading system
‌
US Patent 7752405 Data recording apparatus, program product, and data recording method
‌
US Patent 7752414 Splash tables: an efficient hash scheme for processors
‌
US Patent 7752418 Splash tables: an efficient hash scheme for processors
‌
US Patent 7761648 Caching method for NAND flash translation layer
‌
US Patent 7761652 Mapping information managing apparatus and method for non-volatile memory supporting different cell types
‌
US Patent 7761656 Detection of speculative precharge
‌
US Patent 7761668 Processor architecture having multi-ported memory
‌
US Patent 7765375 Memory management method, information processing apparatus, and memory management program
‌
US Patent 7769949 Method and apparatus for providing a temporal storage appliance with block virtualization in storage networks
‌
US Patent 7769977 Apparatus and method of managing storage space through time-variant consumption estimation
‌
US Patent 7774534 Method of and apparatus for recording data on write-once disc and write-once disc therefor
‌
US Patent 7774568 Clustered snapshots in networks
‌
US Patent 7774569 Locking and synchronizing input/output operations in a data storage system
‌
US Patent 7779210 Avoiding snoop response dependency
‌
US Patent 7788446 System and method for drive-side guarantee of quality of service and for extending the lifetime of storage devices
‌
US Patent 7793041 Method for controlling access to data of a tape data storage medium
‌
US Patent 7793049 Mechanism for data cache replacement based on region policies
‌
US Patent 7793061 Techniques for using flash-based memory as a write cache and a vault
‌
US Patent 7797490 Memory card authentication system, memory card host device, memory card, storage area switching method, and storage area switching program
‌
US Patent 7802053 Management method for a virtual volume across a plurality of storages
‌
US Patent 7805563 Tape drive apparatus
‌
US Patent 7805572 Cache pollution avoidance
‌
US Patent 7809911 Write protection of subroutine return addresses
‌
US Patent 7809921 Method and apparatus for translating a virtual address to a real address using blocks of contiguous page table entries
‌
US Patent 7809923 Direct memory access (DMA) address translation in an input/output memory management unit (IOMMU)
‌
US Patent 7818501 Rebalancing of striped disk data
‌
US Patent 7818509 Combined response cancellation for load command
‌
US Patent 7818518 System for rebuilding dispersed data
‌
US Patent 7818712 Reconfigurable memory module and method
‌
US Patent 7822910 Method of flexible memory segment assignment using a single chip select
‌
US Patent 7822914 Data protection for non-volatile semiconductor memory using block protection flags
‌
US Patent 7827347 Memory system, multi-bit flash memory device, and associated methods
‌
US Patent 7827351 Storage system having RAID level changing function
‌
US Patent 7827367 Backup control method for acquiring plurality of backups in one or more secondary storage systems
‌
US Patent 7827382 Network system and method for setting volume group in the network system
‌
US Patent 7831770 Combining resources of multiple BIOS ROMS and managing them as a single entity
‌
US Patent 7831773 Utilizing cache information to manage memory access and cache utilization
‌
US Patent 7831791 Method of address space layout randomization for windows operating systems
‌
US Patent 7840754 Efficiently synchronizing with separated disk caches
‌
US Patent 7840756 RAID storage system with tandem operation using multiple virtual profiles
‌
US Patent 7840762 Multi-path accessible semiconductor memory device having mailbox areas and mailbox access control method thereof
‌
US Patent 7844771 System, method and storage medium for a memory subsystem command interface
‌
US Patent 7844782 Data processing system with memory access
‌
US Patent 7844795 Storage apparatus having virtual-to-actual device addressing scheme
‌
US Patent 7853767 Dual writing device and its control method
‌
US Patent 7856530 System and method for implementing a dynamic cache for a data storage system
‌
US Patent 7861030 Method and apparatus for updating data in ROM using a CAM
‌
US Patent 7865656 Storage controller and storage control method
‌
US Patent 7870361 Aligning IP payloads on memory boundaries for improved performance at a switch
‌
US Patent 7877537 Configurable cache for a microprocessor
‌
US Patent 7882320 Multi-processor flash memory storage device and management system
‌
US Patent 7882324 Method and apparatus for synchronizing memory enabled systems with master-slave architecture
‌
US Patent 7882325 Method and apparatus for a double width load using a single width load port
‌
US Patent 7882330 Virtualizing an IOMMU
‌
US Patent 7886116 Bandwidth compression for shader engine store operations
‌
US Patent 7890699 Processing unit incorporating L1 cache bypass
‌
US Patent 7890720 Snapshot system
‌
US Patent 7895409 Application inspection tool for determining a security partition
‌
US Patent 7899971 Mainframe storage controller and mainframe volume virtualization method
‌
US Patent 7900002 Multi-client cluster-based backup and restore
‌
US Patent 7900016 Full virtualization of resources across an IP interconnect
‌
US Patent 7904693 Full virtualization of resources across an IP interconnect using page frame table
‌
US Patent 7907470 Multi-column addressing mode memory system including an integrated circuit memory device
‌
US Patent 7908456 System and method for allocating and deallocating memory within transactional code
‌
US Patent 7913029 Information recording apparatus and control method thereof
‌
US Patent 7913030 Storage device with transaction logging capability
‌
US Patent 7913033 Non-volatile memory device having assignable network identification
‌
US Patent 7917726 Using an IOMMU to create memory archetypes
‌
US Patent 7930468 System for reading and writing on flash memory device having plural microprocessors
‌
US Patent 7937548 System and method for improved snapclone performance in a virtualized storage system
‌
US Patent 7941600 Storage system
‌
US Patent 7941627 Specialized memory move barrier operations
‌
US Patent 7945754 Multiprocessor system, processor, and cache control method
‌
US Patent 7949820 Method for managing memory access and task distribution on a multi-processor storage device
‌
US Patent 7949843 Method and system for single pass volume scanning for multiple destination mirroring
‌
US Patent 7953924 System and method for coordinating cluster state information
‌
US Patent 7958317 Cache directed sequential prefetch
‌
US Patent 7958318 Coherency maintaining device and coherency maintaining method
‌
US Patent 7966444 Reconfigurable memory module and method
‌
US Patent 7970984 Method for using a multi-bit cell flash device in a system not designed for the device
‌
US Patent 7971024 Off-chip micro control and interface in a multichip integrated memory system
‌
US Patent 7975097 Reducing content addressable memory (CAM) power consumption counters
‌
US Patent 7979630 Data protection for non-volatile semiconductor memory block using block protection flags
‌
US Patent 7979656 Minimizing configuration changes in a fabric-based data protection solution
‌
US Patent 7984235 Reducing content addressable memory (CAM) power consumption counters
‌
US Patent 7984245 Storage system, storage subsystem and storage control method
‌
US Patent 7991946 Apparatus using flash memory as storage and method of operating the same
‌
US Patent 7996612 Computer system for reducing power consumption of storage system and method for controlling the same
‌
US Patent 7996613 Electronic device using memory to expand storage capacity
‌
US Patent 8006027 Method of staging small writes on a large sector disk drive
‌
US Patent 8006034 Information recording medium, recording and/or reproducing apparatus, and recording and/or reproducing method
Edits on 8 Dec, 2021
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 8006027 Method of staging small writes on a large sector disk drive
Edits on 8 Dec, 2021
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7996613 Electronic device using memory to expand storage capacity
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7991946 Apparatus using flash memory as storage and method of operating the same
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7984245 Storage system, storage subsystem and storage control method
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7984235 Reducing content addressable memory (CAM) power consumption counters
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7979656 Minimizing configuration changes in a fabric-based data protection solution
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7979630 Data protection for non-volatile semiconductor memory block using block protection flags
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7975097 Reducing content addressable memory (CAM) power consumption counters
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7971024 Off-chip micro control and interface in a multichip integrated memory system
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7970984 Method for using a multi-bit cell flash device in a system not designed for the device
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7966444 Reconfigurable memory module and method
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7958318 Coherency maintaining device and coherency maintaining method
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7958317 Cache directed sequential prefetch
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7953924 System and method for coordinating cluster state information
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7949843 Method and system for single pass volume scanning for multiple destination mirroring
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7945754 Multiprocessor system, processor, and cache control method

Find more people like Jack A. Lane

Use the Golden Query Tool to discover related individuals, professionals, or experts with similar interests, expertise, or connections in the Knowledge Graph.
Open Query Tool
Access by API
Golden Query Tool
Golden logo