Create
Log in
Sign up
Golden has been acquired by ComplyAdvantage.
Read about it here ⟶
Jacob Petranek
Overview
Structured Data
Issues
Contributors
Activity
All edits
Edits on 14 Dec, 2021
"Remove inverse infobox"
Golden AI
edited on 14 Dec, 2021
Edits made to:
Infobox
(
-47
properties)
Infobox
Patent primary examiner of
US Patent 11170464 Low latency streaming remapping engine
US Patent 11175923 Comparing load instruction address fields to store instruction address fields in a table to delay issuing dependent load instructions
US Patent 11175924 Load-store unit with partitioned reorder queues with single cam port
US Patent 11175925 Load-store unit with partitioned reorder queues with single cam port
US Patent 11176084 SIMD instruction sorting pre-sorted source register's data elements into a first ascending order destination register and a second descending destination register
US Patent 11182156 Selectively changing arithmetic data types used in arithmetic execution of deep learning applications based on expressible ratio and fluctuation value comparisons to threshold values
US Patent 11182200 Streaming engine with short cut start instructions
US Patent 7783867 Controlling instruction execution in a processing environment
US Patent 7783869 Accessing branch predictions ahead of instruction fetching
US Patent 7805595 Data processing apparatus and method for updating prediction data based on an operation's priority level
US Patent 7818550 Method and apparatus for dynamically fusing instructions at execution time in a processor of an information handling system
US Patent 7827385 Effecting a broadcast with an allreduce operation on a parallel computer
US Patent 7831801 Direct memory access-based multi-processor array
US Patent 7831802 Executing Multiple Instructions Multiple Data (‘MIMD’) programs on a Single Instruction Multiple Data (‘SIMD’) machine
US Patent 7831803 Executing multiple instructions multiple date (‘MIMD’) programs on a single instruction multiple data (‘SIMD’) machine
US Patent 7831805 Coupling a general purpose processor to an application specific instruction set processor
US Patent 7831807 System and method for expanding the instruction set of an instruction processor
US Patent 7831811 System and method for managing a register-based stack of operand tags
US Patent 7831814 Monitoring a microprocessor programme by sending time-trackable messages
US Patent 7831817 Two-level branch prediction apparatus
US Patent 7836286 Data processing system to calculate indexes into a branch target address table based on a current operating mode
US Patent 7836290 Return address stack recovery in a speculative execution computing apparatus
US Patent 7836291 Method, medium, and apparatus with interrupt handling in a reconfigurable array
US Patent 7840779 Line-plane broadcasting in a data communications network of a parallel computer
US Patent 7849295 Data processing apparatus and data processing method including dividing data to be processed
US Patent 7861062 Data processing device with instruction controlled clock speed
US Patent 7861066 Mechanism for predicting and suppressing instruction replay in a processor
US Patent 7861071 Conditional branch instruction capable of testing a plurality of indicators in a predicate register
US Patent 7873811 Polymorphous computing fabric
US Patent 7873815 Digital signal processors with configurable dual-MAC and dual-ALU
US Patent 7873818 System and method for search area confined branch prediction
US Patent 7890734 Mechanism for selecting instructions for execution in a multithreaded processor
US Patent 7895421 Mechanism for using performance counters to identify reasons and delay times for instructions that are stalled during retirement
US Patent 7913062 Method of rotating data in a plurality of processing elements
US Patent 7913065 Compression of processor instructions
US Patent 7925865 Accuracy of correlation prefetching via block correlation and adaptive prefetch degree selection
US Patent 7930606 Selectively debugging processor cores through instruction codes
US Patent 7945768 Method and apparatus for nested instruction looping using implicit predicates
US Patent 7949854 Trace unit with a trace builder
US Patent 7949858 Multifunction hexadecimal instruction form system and program product
US Patent 7953956 Reconfigurable circuit with a limitation on connection and method of determining functions of logic circuits in the reconfigurable circuit
US Patent 7958335 Multiple instruction set decoding
US Patent 7975127 Computer system for processing instructions each containing a group of operations to be executed out of order
US Patent 7987342 Trace unit with a decoder, a basic-block cache, a multi-block cache, and sequencer
US Patent 7991982 Microcomputer and encoding system for executing peripheral function instructions
US Patent 7996658 Processor system and method for monitoring performance of a selected task among a plurality of tasks
US Patent 8006068 Processor access to data cache with fixed or low variable latency via instructions to an auxiliary processing unit
Edits on 8 Dec, 2021
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 8006068 Processor access to data cache with fixed or low variable latency via instructions to an auxiliary processing unit
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7996658 Processor system and method for monitoring performance of a selected task among a plurality of tasks
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7991982 Microcomputer and encoding system for executing peripheral function instructions
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7987342 Trace unit with a decoder, a basic-block cache, a multi-block cache, and sequencer
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7975127 Computer system for processing instructions each containing a group of operations to be executed out of order
Edits on 7 Dec, 2021
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7958335 Multiple instruction set decoding
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7953956 Reconfigurable circuit with a limitation on connection and method of determining functions of logic circuits in the reconfigurable circuit
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7949854 Trace unit with a trace builder
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7949858 Multifunction hexadecimal instruction form system and program product
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7945768 Method and apparatus for nested instruction looping using implicit predicates
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7930606 Selectively debugging processor cores through instruction codes
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7925865 Accuracy of correlation prefetching via block correlation and adaptive prefetch degree selection
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7913062 Method of rotating data in a plurality of processing elements
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7913065 Compression of processor instructions
Edits on 7 Dec, 2021
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7895421 Mechanism for using performance counters to identify reasons and delay times for instructions that are stalled during retirement
Golden AI
edited on 6 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7890734 Mechanism for selecting instructions for execution in a multithreaded processor
Golden AI
edited on 6 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7873815 Digital signal processors with configurable dual-MAC and dual-ALU
Golden AI
edited on 6 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7873818 System and method for search area confined branch prediction
Golden AI
edited on 6 Dec, 2021
Edits made to:
Infobox
(
+1
properties)
Infobox
Patent primary examiner of
US Patent 7873811 Polymorphous computing fabric
Load more
Find more people like Jacob Petranek
Use the Golden Query Tool to discover related individuals, professionals, or experts with similar interests, expertise, or connections in the Knowledge Graph.
Open Query Tool
Access by API
Company
Home
Press & Media
Blog
Careers
WE'RE HIRING
Products
Knowledge Graph
Query Tool
Data Requests
Knowledge Storage
API
Pricing
Enterprise
ChatGPT Plugin
Legal
Terms of Service
Enterprise Terms of Service
Privacy Policy
Help
Help center
API Documentation
Contact Us
SUBSCRIBE