Log in
Sign up
Golden has been acquired by ComplyAdvantage.Read about it here ⟶
‌

Mark Connolly

OverviewStructured DataIssuesContributorsActivity

All edits

Edits on 14 Dec, 2021
"Remove inverse infobox"
Golden AI profile picture
Golden AI
edited on 14 Dec, 2021
Edits made to:
Infobox (-242 properties)
Infobox
Patent primary examiner of
‌
US Patent 7296169 Method for adjusting a front-side bus frequency based on a processor usage rate stored in a translation table and generating the translation table if it does not exist
‌
US Patent 7328333 Apparatus, method and program product for selectively starting one of a plurality of operating systems and secondary storage according to whether or not a predetermined peripheral is connected to the system
‌
US Patent 7330983 Temperature-aware steering mechanism
‌
US Patent 7340633 Method for automatically detecting the clock frequency of a system clock pulse for the configuration of a peripheral device
‌
US Patent 7343499 Method and apparatus to generate circuit energy models with multiple clock gating inputs
‌
US Patent 7356725 Method and apparatus for adjusting a time of day clock without adjusting the stepping rate of an oscillator
‌
US Patent 7366889 Computer cluster control network comprising a first network to communicate control data and a second network to communicate non-control data between processing nodes
‌
US Patent 7366921 Selecting input/output devices to control power consumption of a computer system
‌
US Patent 7366930 System and method for successfully negotiating a slowest common link speed between a first and second device
‌
US Patent 7366943 Low-latency synchronous-mode sync buffer circuitry having programmable margin
‌
US Patent 7370220 Method and apparatus for controlling power sequencing of a plurality of electrical/electronic devices
‌
US Patent 7373498 Method and apparatus for updating a system configuration through an active or passive update
‌
US Patent 7373532 Inline power controller
‌
US Patent 7376858 System comprising a plurality of slave devices coupled to a bidirectional ring bus and outputting a first and second clock signal from a first and second slave device respectively and selecting either the first or second clock signal at each slave device
‌
US Patent 7380142 Apparatus for controlling standby power
‌
US Patent 7383459 Apparatus and method for phase-buffering on a bit-by-bit basis using control queues
‌
US Patent 7386741 Method and apparatus for selectively assigning circuit data to a plurality of programmable logic circuits for maintaining each programmable logic circuit within an operation range at a minimum voltage
‌
US Patent 7386742 Method and apparatus for controlling power to a first and second circuit based on an operational mode and connecting state of an information processing apparatus
‌
US Patent 7386743 Power-managed server and method for managing power consumption
‌
US Patent 7395448 Directly obtaining by application programs information usable in determining clock accuracy
‌
US Patent 7398380 Dynamic hardware partitioning of symmetric multiprocessing systems
‌
US Patent 7398406 Data processor
‌
US Patent 7401238 System and method for causing an idle image to execute on an application node of a distributed computing system when instructed to power down
‌
US Patent 7404072 System and method for loading a valid image from one of a plurality of images into a memory of a network device
‌
US Patent 7404094 Relay set in network device and method thereof
‌
US Patent 7409567 Devices with reciprocal wake-up function from the standby mode
‌
US Patent 7415603 Method and system of configuring media units from different vendors using a single bulk configuration file
‌
US Patent 7415623 System for managing the power source life between multiple individually powered devices in a wired system and method of using same
‌
US Patent 7415624 System and method for saving power in a wireless network by reducing power to a wireless station for a time interval if a received packet fails an integrity check
‌
US Patent 7418605 System for controlling power to sequential and combinatorial logic circuitry in an integrated circuit
‌
US Patent 7418613 Power supply control method, power supply control unit and information processing apparatus
‌
US Patent 7418617 Apparatus for adjusting timing of memory signals
‌
US Patent 7421574 Method for auto-executing and booting-host computer through semiconductor storage device
‌
US Patent 7421599 Power management server and method for managing power consumption
‌
US Patent 7421600 Power saving method
‌
US Patent 7428648 Power supply input voltage indicator
‌
US Patent 7428652 Programmable phase generator for cross-clock communication where the clock frequency ratio is a rational number
‌
US Patent 7434073 Frequency and voltage scaling architecture
‌
US Patent 7441135 Adaptive dynamic buffering system for power management in server clusters
‌
US Patent 7444526 Performance conserving method for reducing power consumption in a server system
‌
US Patent 7444535 Method and related apparatus for adjusting timing of memory signals
‌
US Patent 7447919 Voltage modulation for increased reliability in an integrated circuit
‌
US Patent 7447920 Workload placement based on thermal considerations
‌
US Patent 7454631 Method and apparatus for controlling power consumption in multiprocessor chip
‌
US Patent 7454647 Apparatus and method for skew measurement
‌
US Patent 7454650 Microcontroller having a system resource prescaler thereon
‌
US Patent 7457975 Information processing apparatus with a function for low-power operation by controlling a power supply to a recording section of a recording medium and a computer individually
‌
US Patent 7461247 Method for transitioning control of a peripheral device from a first device driver to a second device driver during operating system initialization
‌
US Patent 7461273 Power distribution among servers
‌
US Patent 7461287 Elastic interface de-skew mechanism
‌
US Patent 7467291 System and method for calibrating headroom margin
‌
US Patent 7472289 Audio noise mitigation for power state transitions
‌
US Patent 7472291 Method and apparatus for integrating ACPI functionality and power button functionality into a single power key
‌
US Patent 7487378 Asymmetrical IO method and system
‌
US Patent 7493507 System for protecting a motherboard while a component is not connected properly to its power source
‌
US Patent 7496742 Method and system of supporting multi-plugging in X8 and X16 PCI express slots
‌
US Patent 7496743 Modeling operating system instances
‌
US Patent 7502920 Hierarchical storage architecture for reconfigurable logic configurations
‌
US Patent 7502950 Dual power supply switching system operating in parallel for providing power to a plurality of LED display modules
‌
US Patent 7506180 System and method for determining the power drawn from a switching power supply by counting the number of times a switching power supply switch is enabled
‌
US Patent 7506190 Thermal and power management for computer systems
‌
US Patent 7509506 Hierarchical system and method for managing power usage among server data processing systems
‌
US Patent 7516343 Enhancements to improve the functionality and efficiency of brick power adapters
‌
US Patent 7519803 Build-to-order embedded operating system partition
‌
US Patent 7519838 Method and apparatus for managing power in computer systems
‌
US Patent 7526639 Method to enhance boot time using redundant service processors
‌
US Patent 7529958 Programmable power transition counter
‌
US Patent 7533282 Logic circuit apparatus for selectively assigning a plurality of circuit data to a plurality of programmable logic circuits for minimizing total power while maintaining necessary processing performance
‌
US Patent 7533299 Temporal correlation of messages transmitted by a microprocessor monitoring circuit
‌
US Patent 7539854 System and method to seamlessly enable enhanced management and scripting of a computer system and its add-in devices
‌
US Patent 7539883 Information processing apparatus and control method for transitioning a state of a communication path between an active state and a standby state
‌
US Patent 7539884 Power-gating instruction scheduling for power leakage reduction
‌
US Patent 7539890 Hybrid computer security clock
‌
US Patent 7543163 Low power method of monitoring and of responsively initiating higher powered intelligent response to detected change of condition
‌
US Patent 7546472 Information handling system that supplies power to a memory expansion board
‌
US Patent 7546478 Apparatus and method to provide power to a plurality of data storage devices disposed in a data storage system
‌
US Patent 7549041 Method of fast switching control for different operation systems operated in computer
‌
US Patent 7549068 Data processing apparatus and method for operating a dual rail circuit component in a security mode and power saving mode
‌
US Patent 7549075 System and method for adjusting execution frequency of a central processing unit
‌
US Patent 7555643 Method for express execution of computer function options by loading program image file
‌
US Patent 7558972 Data processing apparatus
‌
US Patent 7562236 Power saving apparatus and method
‌
US Patent 7571332 Reducing power consumed by a computer system during a hibernation or an off state by remotely waking up the computer system
‌
US Patent 7571342 Processor system, instruction sequence optimization device, and instruction sequence optimization program
‌
US Patent 7577828 System and method for information handling system manufacture with verified hardware configuration
‌
US Patent 7577859 System and method of controlling power consumption in an electronic system by applying a uniquely determined minimum operating voltage to an integrated circuit rather than a predetermined nominal voltage selected for a family of integrated circuits
‌
US Patent 7581126 Information recording apparatus
‌
US Patent 7590834 Method and apparatus for tracking boot history
‌
US Patent 7590871 Electronic apparatus and method of setting an operation mode of the same
‌
US Patent 7590874 Over-heat protecting circuit and system circuit board thereof
‌
US Patent 7590879 Clock edge de-skew
‌
US Patent 7596686 Power management system
‌
US Patent 7600112 Method and system of supporting multi-plugging in X8 and X16 PCI express slots
‌
US Patent 7600135 Apparatus and method for software specified power management performance using low power virtual threads
‌
US Patent 7603579 Semiconductor chip and semiconductor integrated circuit device for relaying a reference clock from one hard macro to another
‌
US Patent 7607005 Virtual hardware system with universal ports using FPGA
‌
US Patent 7607032 Power manageable scalable distributed multiple independent levels of security (MILS) computing platform
‌
US Patent 7610495 Method and apparatus for power management using transmission mode with reduced power
‌
US Patent 7610498 Very low voltage power distribution for mobile devices
‌
US Patent 7610500 Link power saving state
‌
US Patent 7613935 Power monitoring for processor module
‌
US Patent 7613941 Mechanism for self refresh during advanced configuration and power interface (ACPI) standard C0 power state
‌
US Patent 7617405 Microprocessor capable of dynamically reducing its power consumption in response to varying operating temperature
‌
US Patent 7617410 Simultaneously updating logical time of day (TOD) clocks for multiple cpus in response to detecting a carry at a pre-determined bit position of a physical clock
‌
US Patent 7620825 Systems and methods operable to allow loop powering of networked devices
‌
US Patent 7620827 Methods and apparatus for cooling integrated circuits
‌
US Patent 7620831 Information processing apparatus and power supply control method for information processing apparatus
‌
US Patent 7620839 Jitter tolerant delay-locked loop circuit
‌
US Patent 7624287 Adaptive power state management
‌
US Patent RE41031 Frequency control system that stabilizes an output through both a counter and voltage-controlled oscillator via sampling a generated clock into four states
‌
US Patent 7627746 Network appliance management
‌
US Patent 7631174 Method of updating firmware in computer server systems
‌
US Patent 7634649 Device initiated mode switching
‌
US Patent 7636839 Method, apparatus and system for pre-boot note display
‌
US Patent 7636863 Apparatus for controlling power of processor having a plurality of cores and control method of the same
‌
US Patent 7640440 Method and apparatus for facilitating device hibernation
‌
US Patent 7640444 Systems and methods for low power bus operation
‌
US Patent 7644260 File update system and boot management system of mobile communication terminal, method of updating file in mobile communication terminal, and method of booting mobile communication terminal
‌
US Patent 7647491 System and method for selectively starting one of a plurality of operating systems according to whether or not the system is connected to a docking station
‌
US Patent 7647513 Method and apparatus for improving responsiveness of a power management system in a computing device
‌
US Patent 7647514 Reducing power consumption at a cache
‌
US Patent 7650527 MIPS recovery technique
‌
US Patent 7657773 Clock distribution chip for generating both zero-delay and non-zero-delay clock signals
‌
US Patent 7669067 Method and device for setting the clock frequency of a processor
‌
US Patent 7676665 Arrangements for initialization-time and run-time integration of firmware and software extensions for supporting add-in hardware
‌
US Patent 7676666 Virtual BIOS firmware hub
‌
US Patent 7676683 Method and system for rebooting a processor in a multi-processor system
‌
US Patent 7681051 Transitioning of a port in a communications system from an active state to a standby state
‌
US Patent 7681064 Apparatus and computer program product for TOD-clock steering
‌
US Patent 7689856 Mesochronous clock system and method to minimize latency and buffer requirements for data transfer in a large multi-processor computing system
‌
US Patent 7694124 System for registering and initiating pre-boot environment for enabling partitions
‌
US Patent 7698577 Communication system activation
‌
US Patent 7698581 Managing power consumption of a graphic apparatus
‌
US Patent 7698583 Microprocessor capable of dynamically reducing its power consumption in response to varying operating temperature
‌
US Patent 7702929 Low voltage logic operation using higher voltage supply levels
‌
US Patent 7702942 Method for generating adjustable MRAM timing signals
‌
US Patent 7707434 Power control bus for carrying power control information indicating a power supply voltage variability
‌
US Patent 7707446 System and method for minimized power consumption for frame and cell data transmission systems
‌
US Patent 7711946 Method and apparatus for using filesystem operations to initiate device naming
‌
US Patent 7711973 Synchronous data transfer circuit, computer system and memory system
‌
US Patent 7716503 Extension card incorporating power management device
‌
US Patent 7721119 System and method to optimize multi-core microprocessor performance using voltage offsets
‌
US Patent 7721133 Systems and methods of synchronizing reference frequencies
‌
US Patent 7725744 Method and apparatus to generate circuit energy models with multiple clock gating inputs
‌
US Patent 7725746 Apparatus and method for restoring working context
‌
US Patent 7730330 System and method for saving and restoring a processor state without executing any instructions from a first instruction set
‌
US Patent 7730333 Intermittent computing
‌
US Patent 7734944 Mechanism for windaging of a double rate driver
‌
US Patent 7739486 Electronic device supporting multiple update agents
‌
US Patent 7739526 System for regulating system power by controlling memory usage based on an overall system power measurement
‌
US Patent 7739529 System for conserving battery life in a battery operated device
‌
US Patent 7739538 Double data rate chaining for synchronous DDR interfaces
‌
US Patent 7743267 System and method for reducing power consumption in a device
‌
US Patent 7747881 System and method for limiting processor performance
‌
US Patent 7747882 Determining optimal power down of a system while indexes are being rebuilt
‌
US Patent 7747890 Method and apparatus of high-speed input sampling
‌
US Patent 7747891 Inverter control circuit
‌
US Patent 7752475 Late data launch for a double data rate elastic interface
‌
US Patent 7752480 System and method for switching digital circuit clock net driver without losing clock pulses
‌
US Patent 7752483 Process and system for three-dimensional urban modeling
‌
US Patent 7765390 Activation system
‌
US Patent 7765422 Method of determining a time offset estimate between a central node and a secondary node
‌
US Patent 7769992 File manipulation during early boot time
‌
US Patent 7774627 Microprocessor capable of dynamically increasing its performance in response to varying operating temperature
‌
US Patent 7779280 Low power mode for portable computer system
‌
US Patent 7783902 Safety controller and input-output unit therefor
‌
US Patent 7783903 Limiting power consumption by controlling airflow
‌
US Patent 7783911 Programmable bus driver launch delay/cycle delay to reduce elastic interface elasticity requirements
‌
US Patent 7788476 Devices, systems, and methods for initializing a PLC module
‌
US Patent 7788510 Low voltage logic operation using higher voltage supply levels
‌
US Patent 7788514 Low power computer with main and auxiliary processors
‌
US Patent 7788515 Power control and status circuitry for communicating power on reset control and status via a single electrode
‌
US Patent 7793089 Configurable backplane connectivity for an electrical device
‌
US Patent 7793115 Method and apparatus for operating a power feed in a computer system
‌
US Patent 7793116 Power supply system with remote control circuit and power supply system operation method
‌
US Patent 7802113 MCU with on-chip boost converter controller
‌
US Patent 7802124 Microcode configurable frequency clock
‌
US Patent 7805619 Circuit technique to reduce leakage during reduced power mode
‌
US Patent 7822999 Computer system and method for controlling a processor thereof
‌
US Patent 7827421 System and method for throttling power in one or more information handling systems
‌
US Patent 7827428 System for providing a cluster-wide system clock in a multi-tiered full-graph interconnect architecture
‌
US Patent 7831845 Power-up circuit and semiconductor memory apparatus with the same
‌
US Patent 7836318 Memory clock slowdown
‌
US Patent 7840829 Power supply system
‌
US Patent 7844812 Apparatus, method and program product for initiating computer system operation
‌
US Patent 7844839 Distribution of network communications based on server power consumption
‌
US Patent 7844841 Electronic device
‌
US Patent 7844846 System and method for analyzing dynamic CPU voltage
‌
US Patent 7849335 System and method for providing a communication enabled UPS power system for information handling systems
‌
US Patent 7849338 Communication device and method for saving static power consumption of communication device
‌
US Patent 7849344 Method for improving accuracy in providing information pertaining to battery power capacity
‌
US Patent 7856571 Method and system for communication employing dual slew rates
‌
US Patent 7865707 Gathering configuration settings from a source system to apply to a target system
‌
US Patent 7865712 Method and apparatus for booting a processing system
‌
US Patent 7865713 Application-aware wireless network system and method
‌
US Patent 7865749 Method and apparatus for dynamic system-level frequency scaling
‌
US Patent 7870405 Method of controlling power consumption of a memory according to mapping
‌
US Patent 7870410 Automatic reduced audio low battery warning
‌
US Patent 7877590 Consistent data storage subsystem configuration replication
‌
US Patent 7877617 Energy-saving mode-equipped apparatus, information processing apparatus, and control method
‌
US Patent 7882341 System and method to enable parallelization of early platform initialization
‌
US Patent 7882343 Optical data disc with multiple booting points
‌
US Patent 7886175 Delaying one-shot signal objects
‌
US Patent 7890785 Apparatus and method of generating power-up signal of semiconductor memory apparatus
‌
US Patent 7895456 Reduced guard band for power over Ethernet
‌
US Patent 7895459 Structure for a system and method of predicting power events in an intermittent power environment and dispatching computational operations of an integrated circuit accordingly
‌
US Patent 7900035 Electronic appliance and startup method
‌
US Patent 7900036 System and method for implementing boot/recovery on a data processing sysem
‌
US Patent 7900043 Hard disk security method in a computer system
‌
US Patent 7900066 Electronic device
‌
US Patent 7900080 Receiver mechanism for source synchronous strobe lockout
‌
US Patent 7904733 Computer system and control method thereof, and remote control system
‌
US Patent 7908468 Method and control circuit for reducing instantaneous startup current of a computer system
‌
US Patent 7908508 Low power method of responsively initiating fast response to a detected change of condition
‌
US Patent 7913102 Variable frequency clock output circuit and apparatus, motor driving apparatus, and image forming apparatus
‌
US Patent 7917742 CMOS clearing circuit
‌
US Patent 7917777 System for circulating power usage information on a closed ring communication path with multi-node computer system
‌
US Patent 7921316 Cluster-wide system clock in a multi-tiered full-graph interconnect architecture
‌
US Patent 7921322 Optimize personalization conditions for electronic device transmission rates with increased transmitting frequency
‌
US Patent 7925911 Managing computer power among a plurality of computers
‌
US Patent 7930565 Power-optimizing memory analyzer, method of operating the analyzer and system employing the same
‌
US Patent 7930568 Inline power controller
‌
US Patent 7930577 Closed-loop control for performance tuning
‌
US Patent 7930582 Image processing apparatus and method of transmitting reference clock
‌
US Patent 7937576 Configuration of a multi-level flash memory device
‌
US Patent 7937607 Asynchronous data holding circuit
‌
US Patent 7937608 Clock generating circuit and digital circuit system incorporating the same
‌
US Patent 7941684 Synchronization of processor time stamp counters to master counter
‌
US Patent 7945772 Apparatus, method and program product for initiating computer system operation
‌
US Patent 7945799 HVAC synchronization
‌
US Patent 7949884 Apparatus and method for managing power-saving mode of portable terminal
‌
US Patent 7953967 Information processing apparatus and program
‌
US Patent 7953994 Architecture incorporating configurable controller for reducing on chip power leakage
‌
US Patent 7966509 System and method for performing low power dynamic trimming
‌
US Patent 7971046 Method and device for initializing a booting procedure of a mobile device
‌
US Patent 7971081 System and method for fast platform hibernate and resume
‌
US Patent 7975158 Noise reduction method by implementing certain port-to-port delay
‌
US Patent 7975160 System and method for precise absolute time event generation and capture
‌
US Patent 7979724 System and method for dynamically managing power consumption of integrated circuitry
‌
US Patent 7984282 Evasion of power on self test during an operating system initiated reboot
‌
US Patent 7992021 Power-managed server and method for managing power consumption
‌
US Patent 8006107 Method for remote power control and the circuit thereof
Edits on 8 Dec, 2021
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 8006107 Method for remote power control and the circuit thereof
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7992021 Power-managed server and method for managing power consumption
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7984282 Evasion of power on self test during an operating system initiated reboot
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7979724 System and method for dynamically managing power consumption of integrated circuitry
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7975158 Noise reduction method by implementing certain port-to-port delay
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7975160 System and method for precise absolute time event generation and capture
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7971081 System and method for fast platform hibernate and resume
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7971046 Method and device for initializing a booting procedure of a mobile device
Golden AI profile picture
Golden AI
edited on 8 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7966509 System and method for performing low power dynamic trimming
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7953994 Architecture incorporating configurable controller for reducing on chip power leakage
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7953967 Information processing apparatus and program
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7949884 Apparatus and method for managing power-saving mode of portable terminal
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7945799 HVAC synchronization
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7945772 Apparatus, method and program product for initiating computer system operation
Edits on 7 Dec, 2021
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7941684 Synchronization of processor time stamp counters to master counter
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7937607 Asynchronous data holding circuit
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7937608 Clock generating circuit and digital circuit system incorporating the same
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7937576 Configuration of a multi-level flash memory device
Golden AI profile picture
Golden AI
edited on 7 Dec, 2021
Edits made to:
Infobox (+1 properties)
Infobox
Patent primary examiner of
‌
US Patent 7930582 Image processing apparatus and method of transmitting reference clock

Find more people like Mark Connolly

Use the Golden Query Tool to discover related individuals, professionals, or experts with similar interests, expertise, or connections in the Knowledge Graph.
Open Query Tool
Access by API
Golden Query Tool
Golden logo