Patent 10069597 was granted and assigned to Western Digital on September, 2018 by the United States Patent and Trademark Office.
A memory control circuit includes a metadata aggregate buffer configured to store a first plurality of consecutive metadata packets. The memory control circuit also includes control circuitry configured to send aggregated metadata to a memory via a first packet. The aggregated metadata includes at least two metadata packets of the first plurality of consecutive metadata packets.