Log in
Enquire now
‌

US Patent 10069660 Low power SerDes architecture and protocol

OverviewStructured DataIssuesContributors

Contents

Is a
Patent
Patent
0

Patent attributes

Patent Jurisdiction
United States Patent and Trademark Office
United States Patent and Trademark Office
0
Patent Number
100696600
Patent Inventor Names
Haoli Qian0
Junqing Sun0
Lawrence Chi Fung Cheng0
Date of Patent
September 4, 2018
0
Patent Application Number
154870450
Date Filed
April 13, 2017
0
Patent Citations Received
‌
US Patent 12113651 Transmitter equalization optimization for ethernet chip-to-module (C2M) compliance
0
‌
US Patent 10944620 Multiplexers with protection switching
‌
US Patent 11606167 Ethernet data transmission method and communications device
‌
US Patent 11265096 High accuracy time stamping for multi-lane ports
‌
US Patent 11711159 High accuracy time stamping for multi-lane ports
0
‌
US Patent 11805042 Technologies for timestamping with error correction
‌
US Patent 11424968 Retimer training during link speed negotiation and link training
0
‌
US Patent 11546241 Technologies for timestamping with error correction
Patent Primary Examiner
‌
Helene Tayong
0
Patent abstract

An illustrative multi-lane communication method includes: (a) receiving receive signals on different receive channels; (b) converting each of the receive signals into a lane of a multi-lane receive data stream, wherein said converting includes demodulation and error measurement; (c) determining remote pre-equalizer adaptation information based in part on the error measurement; (d) detecting alignment markers in the multi-lane receive data stream; (e) extracting local pre-equalizer adaptation information in, or proximate to, the alignment markers in the multi-lane receive data stream; (f) using the local pre-equalizer adaptation information to adjust coefficients of a local pre-equalization filter; (g) periodically inserting an alignment marker in a multi-lane transmit data stream, wherein the remote pre-equalizer adaption information is included in, or inserted proximate to, the alignment markers; and (h) transforming each lane of the multi-lane transmit data stream into a transmit signal, wherein said transforming includes modulating and applying the local pre-equalization filter.

Timeline

No Timeline data yet.

Further Resources

Title
Author
Link
Type
Date
No Further Resources data yet.

References

Find more entities like US Patent 10069660 Low power SerDes architecture and protocol

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
Open Query Tool
Access by API
Golden Query Tool
Golden logo

Company

  • Home
  • Press & Media
  • Blog
  • Careers
  • WE'RE HIRING

Products

  • Knowledge Graph
  • Query Tool
  • Data Requests
  • Knowledge Storage
  • API
  • Pricing
  • Enterprise
  • ChatGPT Plugin

Legal

  • Terms of Service
  • Enterprise Terms of Service
  • Privacy Policy

Help

  • Help center
  • API Documentation
  • Contact Us