Patent attributes
An inverting reciprocal quantum logic (RQL) gate circuit has an input stage having a logical input asserted based on receiving a positive single flux quantum (SFQ) pulse and an output stage comprising phase mode logic (PML) inverter circuitry. The input stage includes one or more storage loops, at least one being associated with each logical input, each comprising an input Josephson junction (JJ), a storage inductor, and a logical decision JJ, the logical decision JJ being common to all the storage loops associated with the logical inputs and being configured to trigger based on biasing provided by one or more currents stored in the storage loops and a first bias signal provided to the input stage. The output stage de-asserts an output and is provided with a second bias signal having a second state opposite of a first state of the first bias signal.
