Is a
Patent attributes
Patent Jurisdiction
Patent Number
Patent Inventor Names
Jitendra Dhasmana0
Mansi Rastogi0
Date of Patent
December 24, 2019
Patent Application Number
15857480
Date Filed
December 28, 2017
Patent Citations Received
Patent Primary Examiner
Patent abstract
A power-down signal generating circuit receives first and second supply voltages, where the first supply voltage is less than the second supply voltage, and generates a power-down signal. The power-down signal generating circuit includes a driving amplifier, first through third transistors, and an amplification circuit. When the first supply voltage is deactivated, the power-down signal is activated. The driving amplifier prevents the first through third transistors from being enabled simultaneously, which reduces static leakage current.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.