Is a
Patent attributes
Patent Jurisdiction
Patent Number
Patent Inventor Names
Siva Kanakasabapathy0
Andrew M. Greene0
Ruqiang Bao0
Date of Patent
February 4, 2020
Patent Application Number
15991128
Date Filed
May 29, 2018
Patent Citations Received
Patent Primary Examiner
Patent abstract
A method is presented for performing a gate cut in a field effect transistor (FET) structure. The method includes forming a plurality of fins and at least one insulating pillar over a semiconductor substrate, depositing a first work function metal layer, removing the first work function metal layer from a first set of fins, depositing a second work function metal layer, depositing a conductive material over the second work function metal layer, forming at least one gate trench through the conductive material and adjacent the first set of fins to separate active gate regions, and filling the at least one gate trench with an insulating material.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.