Patent 10585597 was granted and assigned to Micron Technology on March, 2020 by the United States Patent and Trademark Office.
In an example, a portion of a memory array may be selected to be wear leveled based on how often the portion is or is to be accessed. The portion may be wear leveled.