US Patent 10608647 Delay adjustment using frequency estimation

US Patent 10355699 Hitless re-arrangements in coupled digital phase-locked loops

US Patent 10340927 Digital phase locked loop system

US Patent 10057051 Dual path timing wander removal

US Patent 12113884 Method and apparatus for adapting, at a sink node, a constant bit rate client signal into the path layer of a telecom signal

US Patent 11424902 System and method for synchronizing nodes in a network device

US Patent 11838111 System and method for performing rate adaptation of constant bit rate (CBR) client data with a variable number of idle blocks for transmission over a metro transport network (MTN)

US Patent 11916662 System and method for performing rate adaptation of constant bit rate (CBR) client data with a fixed number of idle blocks for transmission over a metro transport network (MTN)

US Patent 11239933 Systems and methods for transporting constant bit rate client signals over a packet transport network

US Patent 10873333 Spur frequency estimation inside digital phase locked loop

US Patent 11245406 Method for generation of independent clock signals from the same oscillator

US Patent 10917097 Circuits and methods for transferring two differentially encoded client clock domains over a third carrier clock domain between integrated circuits