US Patent 11188117 Low latency analog adaptive clocking
Patent 11188117 was granted and assigned to Intel on November, 2021 by the United States Patent and Trademark Office.
All edits
An apparatus is provided for low latency adaptive clocking, the apparatus comprises: a first power supply rail to provide a first power; a second power supply rail to provide a second power; a third power supply rail to provide a third power; a voltage divider coupled to the first, second, and third power supply rails; a bias generator coupled to voltage divider and the third power supply rail; an oscillator coupled to the bias generator and the first supply rail; and a clock distribution network to provide an output of the oscillator to one or more logics, wherein the clock distribution network is coupled to the second power supply rail.
US Patent 11188117 Low latency analog adaptive clocking
Find more entities like US Patent 11188117 Low latency analog adaptive clocking
