US Patent 11663381 Clock mapping in an integrated circuit design

Patent

US Patent 8661383 VLSI black-box verification

US Patent 8930863 System and method for altering circuit design hierarchy to optimize routing and power distribution using initial RTL-level circuit description netlist

US Patent 10268797 Architectural physical synthesis

US Patent 10372858 Design-for-testability (DFT) insertion at register-transfer-level (RTL)

US Patent 10586003 Circuit design using high level synthesis and linked hardware description language libraries

US Patent 10762265 Heterogeneous instantiation of high-level language callable library for hardware core

US Patent 10796048 Adding delay elements to enable mapping a time division multiplexing circuit on an FPGA of a hardware emulator

US Patent 10915683 Methodology to create constraints and leverage formal coverage analyzer to achieve faster code coverage closure for an electronic structure

US Patent 10911323 System-on-chip (SoC) assembly, configurable IP generation and IP integration utilizing distributed computer systems

US Patent 11010522 Efficient mechanism for interactive fault analysis in formal verification environment

US Patent 12073156 Propagating physical design information through logical design hierarchy of an electronic circuit

US Patent 11928409 Dynamic abstract generation and synthesis flow with area prediction

United States Patent and Trademark Office

Jack Chiang

G06F 30/327

G06F 30/31

G06F 30/323