US Patent 11769538 Decode circuitry coupled to a memory array

In an example, an apparatus includes a memory array in a first region and decode circuitry in a second region separate from a semiconductor. The decode circuitry is coupled to an access line in the memory array.