US Patent 12079555 Automated circuit generation

Patent

US Patent 8001494 Table-based DFM for accurate post-layout analysis

US Patent 10285276 Method and apparatus to drive layout of arbitrary EM-coil through parametrized cell

US Patent 10289793 System and method to generate schematics from layout-fabrics with a common cross-fabric model

US Patent 10558780 Methods, systems, and computer program product for implementing schematic driven extracted views for an electronic design

US Patent 10671700 Systems and methods for obfuscating a circuit design

US Patent 10699051 Method and system for performing cross-validation for model-based layout recommendations

US Patent 10770160 Programmable resistive memory formed by bit slices from a standard cell library

US Patent 10783292 Automated analog layout

US Patent 10783296 Matched net and device analysis based on parasitics

US Patent 10796059 Integrated circuit layout generation method and system

United States Patent and Trademark Office

Phallaka Kik

G06F 30/367

G06F 30/398

G06F 30/327

G06F 30/38

G06F 30/31

G06F 30/373

G06F 2111/12

G06F 30/347

G06F 30/392