Patent attributes
This high-level synthesis device, which has a processor and a memory, and generates a hardware description code that describes the configuration of an integrated circuit connected to an external memory, comprises a high-level synthesis code adjustment unit which receives a high-level synthesis code that describes a process to be executed by the integrated circuit and an external memory access variable for exchanging data with the external memory, analyzes the high-level synthesis code, and reconstructs the high-level synthesis code on the basis of the analysis result, wherein the high-level synthesis code adjustment unit includes: a burst access determination unit that analyzes the external memory access variable in the high-level synthesis code, and determines whether burst access to the external memory is possible; and a code reconstructing unit that adds a code for executing burst access to the high-level synthesis code, for the external memory access variable capable of being burst accessed.