Patent 12113041 was granted and assigned to Renesas Electronics on October, 2024 by the United States Patent and Trademark Office.
In order to reduce on-resistance in a semiconductor device to be used for high current applications, the semiconductor device includes a source terminal lead located between a gate terminal lead and a Kelvin terminal lead in plan view and electrically connected with a source terminal via a plurality of wires.