US Patent 12113539 Field programmable gate array with external phase-locked loop

Patent

US Patent 11502894 Predicting performance of a network order fulfillment system

US Patent 11575381 Field programmable gate array with external phase-locked loop

US Patent 7080345 Methods and apparatus for design entry and synthesis of digital circuits

US Patent 7084709 Hybrid analog/digital phase lock loop frequency synthesizer

US Patent 7333570 Clock data recovery circuitry associated with programmable logic device circuitry

US Patent 7945803 Clock generation for multiple clock domains

US Patent 8467418 Differential timing transfer over synchronous ethernet using digital frequency generators and control word signaling

US Patent 8873606 Transceiver including a high latency communication channel and a low latency communication channel

US Patent 8996906 Clock management block

US Patent 9000801 Implementation of related clocks

United States Patent and Trademark Office

Diana J. Cheng

G06F 30/343

G06F 30/347

G06F 1/04

G06F 30/30

H04J 3/0658

H03L 2207/50

G06F 1/08

G06F 30/34