An integrated circuit for multi-port communications includes a high speed bus interface configured to interface to a core chipset through a high speed bus. The integrated circuit includes a serial mass data storage host adapter in communication with the high speed bus interface and configured to control a high speed mass data storage unit. The integrated circuit includes a high speed network controller in communication with the high speed bus interface and configured to control a network port.