US Patent 7161901 Automatic load balancing in switch fabrics

Patent 7161901 was granted and assigned to Vitesse Semiconductor on January, 2007 by the United States Patent and Trademark Office.

Overview Structured Data Issues Contributors Activity

Is a

Patent

Patent attributes

Current Assignee

Vitesse Semiconductor

Patent Jurisdiction

United States Patent and Trademark Office

Patent Number

71619010

Patent Inventor Names

Chuong D. Vu0

Date of Patent

January 9, 2007

Patent Application Number

100204910

Date Filed

December 11, 2001

Patent Primary Examiner

‌

Derrick Ferris

Patent abstract

A load balancing system and method for network nodes is provided. The load balancing system includes crossbar devices, queues to receive data and a load balancer. The load balancer determines the amount of data in each of the queues and sends data to specific crossbar devices based on the amount of data in each queue. The queues include a high priority queue and a number of non-high priority queues.

Timeline

No Timeline data yet.

Further Resources

Title

Author

Link

Type

Date

No Further Resources data yet.

References

Find more entities like US Patent 7161901 Automatic load balancing in switch fabrics

Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.

Open Query Tool

Access by API