Is a
Patent attributes
Patent Jurisdiction
Patent Number
Date of Patent
January 16, 2007
0Patent Application Number
108469230
Date Filed
May 17, 2004
0Patent Citations Received
Patent Primary Examiner
Patent abstract
A multilayer wiring board includes a substrate, a first planar conductor layer, a second planar conductor layer, resin dielectric layers, filled vias, and stacked via structures. Each of the stacked via structures is disposed in the resin dielectric layers and is configured such that the filled vias are stacked substantially coaxially and are mutually connected together. A first end of the stacked via structure is connected directly to either the first planar conductor layer or the second planar conductor layer. A second end of the stacked via structure is unconnected, directly, to both the first planar conductor layer and the second planar conductor layer.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.