Patent 7197605 was granted and assigned to Intel on March, 2007 by the United States Patent and Trademark Office.
Allocating cache lines includes incurring a cache write miss and, after incurring the cache write miss, writing data having a memory address to a cache line that does not include data at the memory address and that includes only invalid data.