US Patent 7228517 Integrated circuit design method and system

A method of designing an integrated circuit where a clock circuit is preformed and a clock connection is determined in a placement process is disclosed. The method includes calculating clock skew between sequential circuits based on clock skew information correlating placement positions of sequential circuits and clock skew between the placement positions, and performing placement in consideration of the calculated clock skew.