Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Ivan Pavisic0
Anatoli Bolotov0
Alexander Andreev0
Date of Patent
July 17, 2007
Patent Application Number
11007039
Date Filed
December 8, 2004
Patent Citations Received
Patent Primary Examiner
Patent abstract
A system for layout of a module in an integrated circuit layout pattern has a cell library and a cell placement system. The cell library includes a plurality of cells. The cell placement system is adapted to select one or more cells from the cell library and to locally place each selected cell within the module layout so that each cell pin of the selected cells and each port of the module layout occupies a unique vertical routing track within the module layout.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.