US Patent 7266172 Fully differential CMOS phase-locked loop
Patent 7266172 was granted and assigned to Broadcom (company) on September, 2007 by the United States Patent and Trademark Office.
All edits
The present invention relates in general to integrated circuits, and in particular to method and circuitry for implementing an improved phase-locked loop (PLL) in complementary metal-oxide-semiconductor (CMOS)technology using current-controlled CMOS (C3MOS) logic. In an exemplary embodiment, a phase-locked loop includes a phase-frequency detector, a Gm cell block, a low pass filter and a voltage controlled oscillator. These various elements of the phase-locked loop are connected to one another in a fully differential manner, i.e., each element has an input and/or an output each having at least a differential signal. In one embodiment, each of these various elements of the phase-locked loop is implemented using C3MOS logic.
US Patent 07266172 Fully differential CMOS phase-locked loop US Patent 7266172 Fully differential CMOS phase-locked loop
US Patent 07266172 Fully differential CMOS phase-locked loop
Find more entities like US Patent 7266172 Fully differential CMOS phase-locked loop
