Is a
Patent attributes
Patent Jurisdiction
Patent Number
Date of Patent
December 25, 2007
Patent Application Number
11206638
Date Filed
August 17, 2005
Patent Primary Examiner
Patent abstract
The present invention is an electronic circuit that significantly enhances timing margin in high-speed, digital memory modules. The circuit is implemented is applicable to all switching waveforms on both control and data signal lines that drive the memory bus. Implementation of the present invention also provides a significant reduction in power dissipation compared to memory modules of comparable size and speed utilizing the present art.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
