Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
William Henry Radke0
Date of Patent
May 6, 2008
0Patent Application Number
115036120
Date Filed
August 14, 2006
0Patent Primary Examiner
Patent abstract
A memory device is described that uses extra data bits stored in a multi-level cell (MLC) to provide error information. An example embodiment provides a memory cell that uses more than 2X logic levels to store X data bits and an error bit. At least one extra bit provided during a read operation is used to provide error information or a confidence factor of the X data bits originally stored in the cell.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.