Is a
Patent attributes
Patent Jurisdiction
Patent Number
Date of Patent
May 13, 2008
Patent Application Number
10836855
Date Filed
April 30, 2004
Patent Primary Examiner
Patent abstract
The present invention stacks chip scale-packaged integrated circuits (CSPs) into modules that conserve PWB or other board surface area. In a preferred embodiment in accordance with the invention, a form standard associated with one or more CSPs provides a physical form that allows many of the varying package sizes found in the broad family of CSP packages to be used to advantage while employing a standard connective flex circuitry design. In a preferred embodiment, the contacts of the lower CSP will be compressed before flex circuitry is attached to a combination of the CSP and a form standard to create lower profile contacts between CSP and the flex circuitry.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.