US Patent 7386768 Memory channel with bit lane fail-over
Patent 7386768 was granted and assigned to Intel on June, 2008 by the United States Patent and Trademark Office.
All edits
Edits on 16 Sep, 2023
Golden AI
Edits made to:
Infobox (+3 properties)
Infobox
Patent Inventor Names
Dennis W. Brzezinski0
Pete D. Vogt0
Warren R. Morrow0
Edits on 14 Sep, 2023
Golden AI
Edits made to:
Article (+334 characters)
Article
Patent abstract
Memory apparatus and methods utilizing multiple bit lanes may redirect one or more signals on the bit lanes. A memory agent may include a redrive circuit having a plurality of bit lanes, a memory device or interface, and a fail-over circuit coupled between the plurality of bit lanes and the memory device or interface.
Edits on 23 May, 2023
Golden AI
Edits made to:
Infobox (-1 properties)
Infobox
Official Website
Edits on 21 May, 2023
Golden AI
Edits made to:
Infobox (+1/-1 properties)
US Patent 07386768 Memory channel with bit lane fail-over US Patent 7386768 Memory channel with bit lane fail-over
Infobox
Patent Number
073867680
Patent Number
73867680
Edits on 24 Mar, 2023
Golden AI
Infobox
Is a
Current Assignee
Patent Jurisdiction
Patent Number
073867680
Date of Patent
June 10, 2008
0Patent Application Number
104563530
Date Filed
June 5, 2003
0Official Website
Patent Primary Examiner
Edits on 9 Jun, 2022
Golden AI
Edits made to:
Infobox (+1 properties)
Infobox
Website URL
Edits on 30 Nov, 2021
Golden AI
Edits made to:
Infobox (+8 properties)
US Patent 07386768 Memory channel with bit lane fail-over
Infobox
Is a
Current assignee
Patent jurisdiction
Patent number
07386768
Date of patent
June 10, 2008
Patent application number
10456353
Date Filed
June 5, 2003
Patent primary examiner
Find more entities like US Patent 7386768 Memory channel with bit lane fail-over
Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
