Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Yu Sin Kim0
Kwang Du Lee0
Moo Il Jeong0
Sang Gyu Park0
Chang Seok Lee0
Chang Soo Yang0
Jeong Ho Moon0
Date of Patent
July 29, 2008
Patent Application Number
11831348
Date Filed
July 31, 2007
Patent Primary Examiner
Patent abstract
A current mode logic (CML)-CMOS converter comprises an input stage that is turned on/off by receiving an input voltage from the outside; a voltage control unit that outputs a constant voltage; a first switching unit that is connected to the input stage and the voltage control unit and is turned on/off by the constant voltage applied from the voltage control unit; and a second switching unit that is connected to the input stage and is turned on/off by a signal applied from the input stage.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.