US Patent 7409484 Integrated circuit having reduced pin count
All edits
Edits on 14 Sep, 2023
Golden AI
Edits made to:
Article (+444 characters)
Article
Patent abstract
A method according to one embodiment may include decoupling a CAUDIO/SPKR#/BVD2 signal line from a PC Card controller integrated circuit. The method of this embodiment may also include controlling, by the PC Card controller integrated circuit, at least one PC Card independently of the CAUDIO/SPKR#/BVD2 signal line. Of course, many alternatives, variations, and modifications are possible without departing from this embodiment.
Edits on 13 Jul, 2023
Golden AI
Edits made to:
Infobox (+1/-1 properties)
US Patent 07409484 Integrated circuit having reduced pin count US Patent 7409484 Integrated circuit having reduced pin count
Infobox
Patent Number
0740948400
Patent Number
740948400
Edits on 21 May, 2023
Golden AI
Edits made to:
Infobox (-1 properties)
Infobox
Official Website
Edits on 7 Apr, 2023
Golden AI
Infobox
Is a
Patent Jurisdiction
Patent Number
074094840
Date of Patent
August 5, 2008
0Patent Application Number
110682450
Date Filed
February 28, 2005
0Official Website
Patent Primary Examiner
Edits on 23 Sep, 2022
Golden AI
Infobox
Is a
Patent Jurisdiction
Patent Number
074094840
Date of Patent
August 5, 2008
0Patent Application Number
110682450
Date Filed
February 28, 2005
0Official Website
Patent Primary Examiner
Edits on 9 Jun, 2022
Golden AI
Edits made to:
Infobox (+1 properties)
Infobox
Website URL
Edits on 1 Dec, 2021
Golden AI
Edits made to:
Infobox (+7 properties)
US Patent 07409484 Integrated circuit having reduced pin count
Infobox
Is a
Patent jurisdiction
Patent number
07409484
Date of patent
August 5, 2008
Patent application number
11068245
Date Filed
February 28, 2005
Patent primary examiner
Find more entities like US Patent 7409484 Integrated circuit having reduced pin count
Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
