US Patent 7409502 Selective cache line allocation instruction execution and circuitry
Patent 7409502 was granted and assigned to Freescale Semiconductor on August, 2008 by the United States Patent and Trademark Office.
All edits
A processing system and method performs allocation of memory cache lines in response to a cache write miss. A processor receives a plurality of data processing instructions. A first store instruction for storing data in a system memory at a predetermined address is decoded by decoding a first specifier within the first store instruction. The first specifier determines an allocation policy for the first store instruction wherein the allocation policy determines whether to store data within the cache when the predetermined address is not within the cache. Additional store instructions are decoded. For example, a second specifier determines an allocation policy for a second store instruction. The specifier in each of the store instructions may be implemented in various forms to provide a policy indicator for each store instruction. No allocation policy may also be established on a per-access basis.
US Patent 07409502 Selective cache line allocation instruction execution and circuitry US Patent 7409502 Selective cache line allocation instruction execution and circuitry
US Patent 07409502 Selective cache line allocation instruction execution and circuitry
Find more entities like US Patent 7409502 Selective cache line allocation instruction execution and circuitry
