Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Patent Inventor Names
Marcus S. Mateus0
Diego F. Vila0
Date of Patent
September 9, 2008
0Patent Application Number
106311730
Date Filed
July 31, 2003
0Patent Primary Examiner
Patent abstract
Systems and methods for synchronizing digital communications links, wherein one embodiment implemented in a receiver of a communications link comprises a shift register coupled to a transmission medium to receive synchronization data and a feedback circuit coupled to the shift register, wherein one or more cells of the shift register are configured to alternatively accept as input either a bit from a preceding cell or a received bit of synchronization data. The first occurs prior to synchronization, while the second occurs after synchronization. A counter is used to assert a signal indicating that the transmitter and receiver are synchronized.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
