US Patent 7436210 Next generation 8B10B architecture

Patent 7436210 was granted and assigned to Altera on October, 2008 by the United States Patent and Trademark Office.

Overview Structured Data Issues Contributors Activity

All edits

Edits on 17 Sep, 2023

"Add patent inventor(s)"

Golden AI

edited on 17 Sep, 2023

Edits made to:

Infobox (+3 properties)

Infobox

Patent Inventor Names

Chong H Lee0

Rakesh H Patel0

Ramanand Venkata0

Edits on 15 Sep, 2023

"Add patent abstract"

Golden AI

edited on 15 Sep, 2023

Edits made to:

Article (+558 characters)

Article

Patent abstract

Eight-bit ten-bit (8B10B) coding is provided in a hard intellectual property (IP) block with the capability of supporting a greater range of data rates (e.g., data rates less than, equal to, and greater than 3.125 Gbps). Each channel of high speed serial interface circuitry includes receiver circuitry having two 8B10B decoders and transmitter circuitry having two 8B10B encoders. The receiver and transmitter circuitry can be configured to operate in one of three modes of operation: cascade mode, dual channel mode, and single channel mode.

Edits on 21 Jul, 2023

"Remove website redirecting to Patent Public Search front page"

Golden AI

edited on 21 Jul, 2023

Edits made to:

Infobox (-1 properties)

Infobox

Official Website

https://pdfpiw.uspto.gov/.piw?Docid=074362100

Edits on 25 May, 2023

"Remove leading 0 from patent number"

Golden AI