Is a
Patent attributes
Patent Jurisdiction
Patent Number
Patent Inventor Names
Steven Harold Goody0
Hitesh Amin0
Marc Alan Bennett0
Philip Edward Foster0
Date of Patent
December 30, 2008
0Patent Application Number
114373700
Date Filed
May 19, 2006
0Patent Primary Examiner
Patent abstract
Integrated circuit bus integrity may be verified without specialized test equipment. In a diagnostic mode, the integrated circuit may output a series of predetermined activation patterns onto the data bus to verify integrity of the data bus. Further bus verification may be provided by an address capture mode where address bus contents are reflected onto the data bus. A microprocessor may control diagnostic mode operation.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
