Patent 7480189 was granted and assigned to Intel on January, 2009 by the United States Patent and Trademark Office.
A write circuit structure may be used to transfer data between global bit lines and local bit lines of a cache. The write circuit structure located between the hierarchical bit lines may be buffers in parallel with P-channel devices in one embodiment or cross-coupled P-channel and N-channel devices in another embodiment.