A loadless static random access memory (SRAM) may have transfer transistors with at least two threshold voltages. In some embodiments, the transfer transistors may have gate structures with different portions that produce electric fields in different directions. In some embodiments the transfer gate structures may extend down the sidewalls of an active region. In other embodiments, the transfer transistors may have gate structures with different portions that have different gate lengths.