Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Date of Patent
April 21, 2009
Patent Application Number
11903191
Date Filed
September 20, 2007
Patent Primary Examiner
Patent abstract
A CMOS output stage operates in A/B push-pull mode and is driven with a control potential (ud) from a preamplifier stage via a control line (st). The control line (st) feeds the gate terminals of a complementary transistor pair (kt), the first transistor (n1) of which is used as first push-pull output transistor and the second transistor (p1) of which is connected to the gate terminal of a second push-pull output transistor (pa) via a current balancing arrangement. The source terminal of the first and of the second transistor (n1, p1) is connected to a first and, respectively, to a second fixed potential (u1, u2), the second fixed potential (u2) being stabilised in a low-impedance manner by an active compensation circuit (K).
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
