Is a
Patent attributes
Current Assignee
Patent Jurisdiction
Patent Number
Date of Patent
May 5, 2009
Patent Application Number
11076850
Date Filed
March 11, 2005
Patent Citations Received
Patent Primary Examiner
Patent abstract
An ESD clamp circuit for use between separate power rails. An ESD clamp is based on a wide nMOSFET. A symmetrical circuit is designed vis-à-vis the two power rails, with respect to ground, allowing discharge of an ESD surge in both polarities of stress. An nMOSFET device drives the gate of a large nMOSFET (e.g., having a device width between 1000 and 10,000 microns). The large power rail-to-power rail nMOSFET has its gate controlled by the output inverter stage of either ESD detection circuit connected to a respective power supply rail. The gate is switched to a common ground during normal operation of the integrated circuit.
Timeline
No Timeline data yet.
Further Resources
No Further Resources data yet.
