US Patent 7548453 Memory array with readout isolation
Patent 7548453 was granted and assigned to Contour Semiconductor on June, 2009 by the United States Patent and Trademark Office.
All edits
Edits on 17 Sep, 2023
Golden AI
Edits made to:
Infobox (+1 properties)
Infobox
Patent Inventor Names
Eric Nestler0
Edits on 15 Sep, 2023
Golden AI
Edits made to:
Article (+334 characters)
Article
Patent abstract
Methods and apparatus for providing an array of passive nonlinear elements having an interface circuit that isolates the array from loading effects from external connections to the array. In one embodiment, a capacitive switching circuit is used to electrically isolate the elements in the array from the external load.
Edits on 26 May, 2023
Golden AI
Edits made to:
Infobox (-1 properties)
Infobox
Official Website
Edits on 24 May, 2023
Golden AI
Edits made to:
Infobox (+1/-1 properties)
US Patent 07548453 Memory array with readout isolation US Patent 7548453 Memory array with readout isolation
Infobox
Patent Number
075484530
Patent Number
75484530
Edits on 25 Sep, 2022
Golden AI
Infobox
Is a
Current Assignee
Patent Jurisdiction
Patent Number
075484530
Date of Patent
June 16, 2009
0Patent Application Number
117293230
Date Filed
March 28, 2007
0Official Website
Patent Primary Examiner
Edits on 15 Jun, 2022
Golden AI
Edits made to:
Infobox (+1 properties)
Infobox
Website URL
Edits on 2 Dec, 2021
Golden AI
Edits made to:
Infobox (+8 properties)
US Patent 07548453 Memory array with readout isolation
Infobox
Is a
Current assignee
Patent jurisdiction
Patent number
07548453
Date of patent
June 16, 2009
Patent application number
11729323
Date Filed
March 28, 2007
Patent primary examiner
Find more entities like US Patent 7548453 Memory array with readout isolation
Use the Golden Query Tool to find similar entities by any field in the Knowledge Graph, including industry, location, and more.
